XC9500等XILINX系列CPLD芯片解密是橙盒科技在芯片解密技术研究中的重点开发项目之一，针对XILINX系列典型的CPLD芯片，我们专门集中了长期从事高难度IC芯片解密研究的技术工程师进行攻关研究，目前已经成功突破多个典型CPLD芯片解密，而且对尚未实践的部分型号可以提供方案开发。
为充分保证解密的可靠性和成功率，我们通常会要求客户提供母片给工程师进行技术测试和分析，以确保在方案应用和技术实现上能够顺利完成。
如果客户有XC9500解密等CPLD芯片解密需求，请与橙盒科技联系咨询更多详情，
芯片解密咨询电话：0755- 82221641，82173585
咨询QQ：1357273089，994589503
Email：chkeji@126.com
关于XC9500 CPLD芯片的主要功能特性介绍，帮助客户了解XC9500芯片，也可给芯片解密工程师参考借鉴。
The XC9500 CPLD family provides advanced in-system programming and test capabilities for high performance,general purpose logic integration. All devices are in-system programmable for a minimum of 10,000 program/erase cycles. Extensive IEEE 1149.1 (JTAG) boundary-scan support is also included on all family members.
The XC9500 family is fully pin-compatible allowing easy design migration across multiple density options in a given package footprint.The XC9500 architectural features address the requirements of in-system programmability. Enhanced pin-locking capability avoids costly board rework. An expanded JTAG instruction set allows version control of programming patterns and in-system debugging. In-system programming throughout the full device operating range and a minimum of 10,000 program/erase cycles provide worry-free reconfigurations and system field upgrades.
Advanced system features include output slew rate control and user-programmable ground pins to help reduce system noise. I/Os may be configured for 3.3V or 5V operation. All outputs provide 24 mA drive.
XC9500 Features
High-performance
- 5 ns pin-to-pin logic delays on all pins
- fCNT to 125 MHz
Large density range
- 36 to 288 macrocells with 800 to 6,400 usable gates
5V in-system programmable
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells within Function Block
- Global and product term clocks, output enables, set and reset signals
- Extensive IEEE Std 1149.1 boundary-scan (JTAG) support
- Programmable power reduction mode in each macrocell
- Slew rate control on individual outputs
- User programmable ground pin capability
- Extended pattern security features for design protection
- High-drive 24 mA outputs
- 3.3V or 5V I/O capability
- Advanced CMOS 5V Fast FLASH? technology
- Supports parallel programming of multiple XC9500 devices
